

Sample-Boost-Latch Based Offset Tolerant Sense Amplifier for Subthreshold SRAMs

Dhruv Patel^{1,2} and Manoj Sachdev²

¹Dept. of ECE, University of Toronto, Canada


²Dept. of ECE, University of Waterloo, Canada

Motivation:


- **Low-voltage, high-speed & reliable SRAMs are in high demand for SoCs**
- **Sense Amplifier offset play a vital role in dictating SRAM performance**
- **For example, for every 1 mV of Sense Amplifier offset requires ~10 mV of highly capacitive bitline discharge for 6σ SRAM yield [Abu-Rahma CICC 2011]**

Sample-Boost-Latch Sense Amplifier in 65nm-GP CMOS

(1)



- $V_{DD-min} = 230 \text{ mV}$
- 23% offset reduction



(2)

